activity
20172026
most citedSimpleSSD: Modeling Solid State Drives for Holistic System Simulation

68 citations · 87 across the 14 of their papers we have counts for

collaborators
Showing cs.ARShow all

8 papers · 1 filter

cs.AR2026

AutoGNN: End-to-End Hardware-Driven Graph Preprocessing for Enhanced GNN Performance

Seungkwan Kang, Seungjun Lee, Donghyun Gouk +9

Graph neural network (GNN) inference faces significant bottlenecks in preprocessing, which often dominate overall inference latency. We introduce AutoGNN, an FPGA-based accelerator…

cs.AR2021★ 7 cited

Revamping Storage Class Memory With Hardware Automated Memory-Over-Storage Solution

Jie Zhang, Miryeong Kwon, Donghyun Gouk +4

Large persistent memories such as NVDIMM have been perceived as a disruptive memory technology, because they can maintain the state of a system even after a power failure and allow…

cs.AR2020

ZnG: Architecting GPU Multi-Processors with New Flash for Scalable Data Analysis

Jie Zhang, Myoungsoo Jung

We propose ZnG, a new GPU-SSD integrated architecture, which can maximize the memory capacity in a GPU and address performance penalties imposed by an SSD. Specifically, ZnG replac…

cs.AR2019★ 1 cited

FUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads

Jie Zhang, Myoungsoo Jung, Mahmut Taylan Kandemir

In this work, we propose FUSE, a novel GPU cache system that integrates spin-transfer torque magnetic random-access memory (STT-MRAM) into the on-chip L1D cache. FUSE can minimize…

cs.AR2018

Amber: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources

Donghyun Gouk, Miryeong Kwon, Jie Zhang +5

SSDs become a major storage component in modern memory hierarchies, and SSD research demands exploring future simulation-based studies by integrating SSD subsystems into a full-sys…

cs.AR2018

CIAO: Cache Interference-Aware Throughput-Oriented Architecture and Scheduling for GPUs

Jie Zhang, Shuwen Gao, Nam Sung Kim +1

A modern GPU aims to simultaneously execute more warps for higher Thread-Level Parallelism (TLP) and performance. When generating many memory requests, however, warps contend for l…

cs.AR2018★ 4 cited

FlashAbacus: A Self-Governing Flash-Based Accelerator for Low-Power Systems

Jie Zhang, Myoungsoo Jung

Energy efficiency and computing flexibility are some of the primary design constraints of heterogeneous computing. In this paper, we present FlashAbacus, a data-processing accelera…

cs.AR2017★ 68 cited

SimpleSSD: Modeling Solid State Drives for Holistic System Simulation

Myoungsoo Jung, Jie Zhang, Ahmed Abulila +5

Existing solid state drive (SSD) simulators unfortunately lack hardware and/or software architecture models. Consequently, they are far from capturing the critical features of cont…