activity
20162024
most citedP4-compatible High-level Synthesis of Low Latency 100 Gb/s Streaming Packet Parsers in FPGAs

37 citations · 44 across the 6 of their papers we have counts for

collaborators
Showing 2023Show all

1 paper · 1 filter

cs.AR2023

Fast and Low-Cost Approximate Multiplier for FPGAs using Dynamic Reconfiguration

Shervin Vakili, Mobin Vaziri, Amirhossein Zarei +1

Multipliers are widely-used arithmetic operators in digital signal processing and machine learning circuits. Due to their relatively high complexity, they can have high latency and…