activity
20122023
most citedA simple 1-byte 1-clock RC4 design and its efficient implementation in FPGA coprocessor for secured ethernet communication

6 citations · 25 across the 17 of their papers we have counts for

collaborators
Showing 2014 · cs.AIShow all

Nothing from them under that filter.

Their other years and fields are still on the left.