Showing 2026Show all
2 papers · 1 filter
cs.AI2026
Feedback Makes Perfect: A Closed-Loop Framework for NL-to-STL Translation
Bowen Ye, Xiang Yin
Signal Temporal Logic (STL) enables rigorous verification and control of cyber-physical systems, but writing correct specifications requires expertise that most requirement holders…
cs.AI2026
Zero-Shot Signal Temporal Logic Planning with Disjunctive Branch Selection in Dynamic Semantic Maps
Bowen Ye, Ancheng Hou, Junyue Huang +2
Signal Temporal Logic (STL) offers verifiable task specifications and is crucial for safety-critical control. Yet STL planning remains challenging: exact optimization-based methods…