3 citations · 3 across the 3 of their papers we have counts for
1 paper · 1 filter
Manar Abdelatty, Maryam Nouh, Jacob K. Rosenstein +1
Large Language Models (LLMs) are increasingly used to automate hardware design tasks, including the generation of Verilog code. While early benchmarks focus primarily on functional…