1 citations · 2 across the 12 of their papers we have counts for
1 paper · 1 filter
Zhexuan Xu, Jie Wang, Siyuan Xu +3
Floorplanning determines the shapes and locations of modules on a chip canvas and plays a critical role in optimizing the chip's Power, Performance, and Area (PPA) metrics. However…