Low Error-Rate Approximate Multiplier Design for DNNs with Hardware-Driven Co-Optimization

Yao Lu, Jide Zhang, Su Zheng +2

In this paper, two approximate 3*3 multipliers are proposed and the synthesis results of the ASAP-7nm process library justify that they can reduce the area by 31.38% and 36.17%, an…