activity
20092023
most citedChallenging the Security of Logic Locking Schemes in the Era of Deep Learning: A Neuroevolutionary Approach

85 citations · 331 across the 24 of their papers we have counts for

collaborators
Showing 2022Show all

8 papers · 1 filter

cs.CR2022

Quantitative Information Flow for Hardware: Advancing the Attack Landscape

Lennart M. Reimann, Sarp Erdönmez, Dominik Sisejkovic +1

Security still remains an afterthought in modern Electronic Design Automation (EDA) tools, which solely focus on enhancing performance and reducing the chip size. Typically, the se…

eess.SY2022

A Temperature Independent Readout Circuit for ISFET-Based Sensor Applications

Elmira Moussavi, Dominik Sisejkovic, Animesh Singh +5

The ion-sensitive field-effect transistor (ISFET) is an emerging technology that has received much attention in numerous research areas, including biochemistry, medicine, and secur…

cs.CR2022

PA-PUF: A Novel Priority Arbiter PUF

Simranjeet Singh, Srinivasu Bodapati, Sachin Patkar +3

This paper proposes a 3-input arbiter-based novel physically unclonable function (PUF) design. Firstly, a 3-input priority arbiter is designed using a simple arbiter, two multiplex…

cs.AR2022★ 5 cited

NISTT: A Non-Intrusive SystemC-TLM 2.0 Tracing Tool

Nils Bosbach, Lukas Jünger, Jan Moritz Joseph +1

The increasing complexity of systems-on-a-chip requires the continuous development of electronic design automation tools. Nowadays, the simulation of systems-on-a-chip using virtua…

cs.AR2022

EmuNoC: Hybrid Emulation for Fast and Flexible Network-on-Chip Prototyping on FPGAs

Yee Yang Tan, Felix Staudigl, Lukas Jünger +3

Networks-on-Chips (NoCs) recently became widely used, from multi-core CPUs to edge-AI accelerators. Emulation on FPGAs promises to accelerate their RTL modeling compared to slow si…

cs.CR2022★ 6 cited

Designing ML-Resilient Locking at Register-Transfer Level

Dominik Sisejkovic, Luca Collini, Benjamin Tan +3

Various logic-locking schemes have been proposed to protect hardware from intellectual property piracy and malicious design modifications. Since traditional locking techniques are…

cs.ET2022★ 2 cited

X-Fault: Impact of Faults on Binary Neural Networks in Memristor-Crossbar Arrays with Logic-in-Memory Computation

Felix Staudigl, Karl J. X. Sturm, Maximilian Bartel +5

Memristor-based crossbar arrays represent a promising emerging memory technology to replace conventional memories by offering a high density and enabling computing-in-memory (CIM)…

cs.ET2022★ 2 cited

pHGen: A pH-Based Key Generation Mechanism Using ISFETs

Elmira Moussavi, Dominik Sisejkovic, Fabian Brings +7

Digital keys are a fundamental component of many hardware- and software-based security mechanisms. However, digital keys are limited to binary values and easily exploitable when st…