Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning

Li Zhang, Bing Li, Jinglan Liu +2

At submicron manufacturing technology nodes, pro- cess variations affect circuit performance significantly. To counter these variations, engineers are reserving more timing margin…