Gate capacitance of back-gated nanowire field-effect transistors
arXiv:cond-mat/0607379 · doi:10.1063/1.2337853
Abstract
Gate capacitances of back-gated nanowire field-effect transistors (NW-FETs) are calculated by means of finite element methods and the results are compared with analytical results of the ``metallic cylinder on an infinite metal plate model''. Completely embedded and non-embedded NW-FETs are considered. It is shown that the use of the analytical expressions also for non-embedded NW-FETs gives carrier mobilities that are nearly two times too small. Furthermore, the electric field amplification of non-embedded NW-FETs and the influence of the cross-section shape of the nanowires are discussed.
4 pages, 5 figures, to be published in Appl. Phys. Lett
References in corpus (2)
Cited by in corpus (9)
- Hard gap in epitaxial semiconductor-superconductor nanowires
- Ultrahigh photoresponse of few-layer TiS3 nanoribbon transistors
- Multi-mode Fabry-Pérot conductance oscillations in suspended stacking-faults-free InAs nanowires
- Contact-Barrier Free, High Mobility, Dual-Gated Junctionless Transistor Using Tellurium Nanowire
- A Roadmap for Controlled and Efficient n-type Doping of Self-assisted GaAs Nanowires Grown by Molecular Beam Epitaxy
- Non-Destructive Low-Temperature Contacts to MoS2 Nanoribbon and Nanotube Quantum Dots
- Coulomb Blockade from the Shell of an InP-InAs Core-Shell Nanowire with a Triangular Cross Section
- Optomechanical coupling and damping of a carbon nanotube quantum dot
- Unveiling the detection dynamics of semiconductor nanowire photodetectors by terahertz near-field nanoscopy