Fast offset corrected in-memory training
arXiv:2303.04721 · doi:10.1038/s41467-024-51221-z
Abstract
In-memory computing with resistive crossbar arrays has been suggested to accelerate deep-learning workloads in highly efficient manner. To unleash the full potential of in-memory computing, it is desirable to accelerate the training as well as inference for large deep neural networks (DNNs). In the past, specialized in-memory training algorithms have been proposed that not only accelerate the forward and backward passes, but also establish tricks to update the weight in-memory and in parallel. However, the state-of-the-art algorithm (Tiki-Taka version 2 (TTv2)) still requires near perfect offset correction and suffers from potential biases that might occur due to programming and estimation inaccuracies, as well as longer-term instabilities of the device materials. Here we propose and describe two new and improved algorithms for in-memory computing (Chopped-TTv2 (c-TTv2) and Analog Gradient Accumulation with Dynamic reference (AGAD)), that retain the same runtime complexity but correct for any remaining offsets using choppers. These algorithms greatly relax the device requirements and thus expanding the scope of possible materials potentially employed for such fast in-memory DNN training.
arXiv comment14 pages, 10 figures
References in corpus (9)
- PyTorch: An Imperative Style, High-Performance Deep Learning Library
- Acceleration of Deep Neural Network Training with Resistive Cross-Point Devices
- A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference
- Mixed-precision deep learning based on computational memory
- Trends in Energy Estimates for Computing in AI/Machine Learning Accelerators, Supercomputers, and Compute-Intensive Applications
- Gradient descent-based programming of analog in-memory computing cores
- Rethinking Co-design of Neural Architectures and Hardware Accelerators
- Training large-scale ANNs on simulated resistive crossbar arrays
- Examining the Role and Limits of Batchnorm Optimization to Mitigate Diverse Hardware-noise in In-memory Computing
Cited by in corpus (3)
- All-in-One Analog AI Hardware: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices
- Update Disturbance-Resilient Analog ReRAM Crossbar Arrays for In-Memory Deep Learning Accelerators
- Study of Resistive Switching Dynamics and Memory States Equilibria in Analog Filamentary Conductive-Metal-Oxide/HfOx ReRAM via Compact Modeling