In-pixel automatic threshold calibration for the CMS Endcap Timing Layer readout chip

Abstract

We present the implementation and verification of an in-pixel automatic threshold calibration circuit for the CMS Endcap Timing Layer (ETL) in the High-Luminosity LHC upgrade. The discriminator threshold of the ETL readout chip (ETROC) needs to be calibrated regularly to mitigate the circuit baseline change. Traditional methods need a lot of communication through a slow control system hence are time-consuming. This paper describes an in-pixel automatic scheme with improvements in operating time and usability. In this scheme, a sample-accumulation circuit is used to measure the average discriminator output. A binary successive approximation and linear combination scan are applied to find the equivalent baseline. The actual calibration procedure has been first implemented in FPGA firmware and tested with the ETROC front-end prototype chip (ETROC0). The calibration circuit has been implemented with Triple Modular Redundancy (TMR) and verified with Single Event Effects (SEEs) simulation. A complete calibration process lasts 35 ms with a 40 MHz clock. In the worst case, the dynamic and static power consumption are estimated to be 300 uW and 10.4 uW, respectively. The circuit design, implemented in a 65 CMOS technology, will be integrated into ETROC2, the next iteration of the ETROC with a 16x16 pixel matrix.

arXiv comment13 pages, 12 figures

References in corpus (5)

• Commissioning and Performance of the CMS Pixel Tracker with Cosmic Ray Muons
• First FBK Production of 50$\mu$m Ultra-Fast Silicon Detectors
• Performance of a Front End prototype ASIC for picosecond precision time measurements with LGAD sensors
• Characterization of the CMS Endcap Timing Layer readout chip prototype with charge injection
• The study of calibration for the hybrid pixel detector with single photon counting in HEPS-BPIX

Cited by in corpus (1)

• An FPGA-based readout chip emulator for the CMS ETL detector upgrade