Reducing error rates in straintronic multiferroic dipole-coupled nanomagnetic logic by pulse shaping
arXiv:1405.4000
Abstract
Dipole-coupled nanomagnetic logic (NML), where nanomagnets with bistable magnetization states act as binary switches and information is transferred between them via dipole coupling and Bennett clocking, is a potential replacement for conventional transistor logic since magnets dissipate less energy than transistors when they switch in response to the clock. However, dipole-coupled NML is much more error-prone than transistor logic because thermal noise can easily disrupt magnetization dynamics. Here, we study a particularly energy-efficient version of dipole-coupled NML known as straintronic multiferroic logic (SML) where magnets are clocked/switched with electrically generated mechanical strain. By appropriately shaping the voltage pulse that generates strain, the error rate in SML can be reduced to tolerable limits. In this paper, we describe the error probabilities associated with various stress pulse shapes and discuss the trade-off between error rate and switching speed in SML.
References in corpus (9)
- Hybrid spintronics and straintronics: A magnetic technology for ultra low energy computing and signal processing
- Bennett clocking of nanomagnetic logic using electrically induced rotation of magnetization in multiferroic single-domain nanomagnets
- Energy dissipation and switching delay in stress-induced switching of multiferroic devices in the presence of thermal fluctuations
- Electron Spin for Classical Information Processing: A Brief Survey of Spin-Based Logic Devices, Gates and Circuits
- Switching dynamics of a magnetostrictive single-domain nanomagnet subjected to stress
- Langevin Simulation of Thermally Activated Magnetization Reversal in Nanoscale Pillars
- Switching of Dipole Coupled Multiferroic Nanomagnets in the Presence of Thermal Noise: Reliability of Nanomagnetic Logic
- An Energy-Efficient Bennett Clocking Scheme for 4-State Multiferroic Logic
- Energy dissipation and error probability in fault-tolerant binary switching