Cryogenic on-chip multiplexer for the study of quantum transport in 256 split-gate devices

Abstract

We present a multiplexing scheme for the measurement of large numbers of mesoscopic devices in cryogenic systems. The multiplexer is used to contact an array of 256 split gates on a GaAs/AlGaAs heterostructure, in which each split gate can be measured individually. The low-temperature conductance of split-gate devices is governed by quantum mechanics, leading to the appearance of conductance plateaux at intervals of 2e^2/h. A fabrication-limited yield of 94% is achieved for the array, and a "quantum yield" is also defined, to account for disorder affecting the quantum behaviour of the devices. The quantum yield rose from 55% to 86% after illuminating the sample, explained by the corresponding increase in carrier density and mobility of the two-dimensional electron gas. The multiplexer is a scalable architecture, and can be extended to other forms of mesoscopic devices. It overcomes previous limits on the number of devices that can be fabricated on a single chip due to the number of electrical contacts available, without the need to alter existing experimental set ups.

References in corpus (3)

• Prospects for Spin-Based Quantum Computing
• Integration of on-chip field-effect transistor switches with dopantless Si/SiGe quantum dots for high-throughput testing
• The Impact of Small-Angle Scattering on Ballistic Transport in Quantum Dots

Cited by in corpus (24)

• A Semiconductor Nanowire-Based Superconducting Qubit
• Cryogenic Control Architecture for Large-Scale Quantum Computing
• Superconducting Gatemon Qubit based on a Proximitized Two-Dimensional Electron Gas
• Superconducting switch for fast on-chip routing of quantum microwave fields
• A Reconfigurable Cryogenic Platform for the Classical Control of Scalable Quantum Computers
• A CMOS dynamic random access architecture for radio-frequency readout of quantum devices
• An FPGA-based Instrumentation Platform for use at Deep Cryogenic Temperatures
• Overcoming I/O bottleneck in superconducting quantum computing: multiplexed qubit control with ultra-low-power, base-temperature cryo-CMOS multiplexer
• Voltage-Controlled Superconducting Quantum Bus
• Multiplexed quantum transport using commercial off-the-shelf CMOS at sub-kelvin temperatures
• Multiplexed Charge-locking Device for Large Arrays of Quantum Devices
• Millikelvin temperature cryo-CMOS multiplexer for scalable quantum device characterisation
• Statistical study of conductance properties in one-dimensional quantum wires focussing on the 0.7 anomaly
• Conditional dispersive readout of a CMOS quantum dot via an integrated transistor circuit
• Rapid cryogenic characterisation of 1024 integrated silicon quantum dots
• On-chip Integration of Si/SiGe-based Quantum Dots and Switched-capacitor Circuits
• Dependence of the 0.7 anomaly on the curvature of the potential barrier in quantum wires
• The effect of split gate size on the electrostatic potential and 0.7 anomaly within one-dimensional quantum wires on a modulation doped GaAs/AlGaAs heterostructure
• Improving reproducibility of quantum devices with completely undoped architectures
• Dependence of the 0.5(2e2/h) conductance plateau on the aspect ratio of InAs quantum point contacts with in-plane side gates
• Tunable compact on-chip superconducting switch
• RFSoC-based radio-frequency reflectometry in gate-defined bilayer graphene quantum devices
• Statistical Reproducibility of Selective Area Grown InAs Nanowire Devices
• Overhead in Quantum Circuits with Time-Multiplexed Qubit Control