Full 3D Quantum Transport Simulation of Atomistic Interface Roughness in Silicon Nanowire FETs

Abstract

The influence of interface roughness scattering (IRS) on the performances of silicon nanowire field-effect transistors (NWFETs) is numerically investigated using a full 3D quantum transport simulator based on the atomistic sp3d5s* tight-binding model. The interface between the silicon and the silicon dioxide layers is generated in a real-space atomistic representation using an experimentally derived autocovariance function (ACVF). The oxide layer is modeled in the virtual crystal approximation (VCA) using fictitious SiO2 atoms. <110>-oriented nanowires with different diameters and randomly generated surface configurations are studied. The experimentally observed ON-current and the threshold voltage is quantitatively captured by the simulation model. The mobility reduction due to IRS is studied through a qualitative comparison of the simulation results with the experimental results.

References in corpus (1)

• Bandstructure Effects in Silicon Nanowire Electron Transport

Cited by in corpus (9)

• All-electrical manipulation of silicon spin qubits with tunable spin-valley mixing
• Engineered valley-orbit splittings in quantum confined nanostructures in silicon
• Electric field reduced charging energies and two-electron bound excited states of single donors in silicon
• Electric-field tuning of the valley splitting in silicon corner dots
• Contact resistances in trigate and FinFET devices in a Non-Equilibrium Green's Functions approach
• Bounds to electron spin qubit variability for scalable CMOS architectures
• Surface Passivation in Empirical Tight Binding
• Surface-Roughness-Limited Mean Free Path in Si Nanowire FETs
• Effects of Interface Roughness Scattering on Radio Frequency Performance of Silicon Nanowire Transistors