114 citations
- Institut Polytechnique de ParisFR2 papers
- Télécom SudParisFR2 papers
- University of RochesterUS2 papers
- Washington University in St. LouisUS2 papers
- ARM (United Kingdom)GB1 paper
- Boston UniversityUS1 paper
- Intel (United Kingdom)GB1 paper
- Texas A&M UniversityUS1 paper
- The University of Texas at AustinUS1 paper
- Universitat Politècnica de CatalunyaES1 paper
- University of California, DavisUS1 paper
- University of California, IrvineUS1 paper
13 papers
Proceedings Seventeenth International Workshop on the ACL2 Theorem Prover and its Applications
Rob Sumners, Cuong Chau
This volume contains a selection of papers presented at the 17th International Workshop on the ACL2 Theorem Prover and its Applications (ACL2 2022). The workshops are the premier t…
Combining Individual and Joint Networking Behavior for Intelligent IoT Analytics
Jeya Vikranth Jeyakumar, Ludmila Cherkasova, Saina Lajevardi +4
The IoT vision of a trillion connected devices over the next decade requires reliable end-to-end connectivity and automated device management platforms. While we have seen successf…
Federated Learning Based on Dynamic Regularization
Durmus Alp Emre Acar, Yue Zhao, Ramon Matas Navarro +3
We propose a novel federated learning method for distributively training neural network models, where the server orchestrates cooperation between a subset of randomly chosen device…
Virtual-Link: A Scalable Multi-Producer, Multi-Consumer Message Queue Architecture for Cross-Core Communication
Qinzhe Wu, Jonathan Beard, Ashen Ekanayake +2
Cross-core communication is increasingly a bottleneck as the number of processing elements increase per system-on-chip. Typical hardware solutions to cross-core communication are o…
Fast IR Drop Estimation with Machine Learning
Zhiyao Xie, Hai Li, Xiaoqing Xu +2
IR drop constraint is a fundamental requirement enforced in almost all chip designs. However, its evaluation takes a long time, and mitigation techniques for fixing violations may…
Formal Verification of Arithmetic RTL: Translating Verilog to C++ to ACL2
David M. Russinoff
We present a methodology for formal verification of arithmetic RTL designs that combines sequential logic equivalence checking with interactive theorem proving. An intermediate mod…