Simultaneous Reduction of Dynamic and Static Power in Scan Structures

Shervin Sharifi, Javid Jaffari, Mohammad Hosseinabady +2

Power dissipation during test is a major challenge in testing integrated circuits. Dynamic power has been the dominant part of power dissipation in CMOS circuits, however, in futur…