2 citations · 2 across the 3 of their papers we have counts for
Showing eess.SPShow all
2 papers · 1 filter
eess.SP2017
Reconfigurable Digital Channelizer Design Using Factored Markov Decision Processes
A. Sapio, L. Li, J. Wu +2
In this work, a novel digital channelizer design is developed through the use of a compact, system-level modeling approach. The model efficiently captures key properties of a digit…
eess.SP2017★ 2 cited
Memory-constrained Vectorization and Scheduling of Dataflow Graphs for Hybrid CPU-GPU Platforms
Shuoxin Lin, Jiahao Wu, Shuvra S. Bhattacharyya
The increasing use of heterogeneous embedded systems with multi-core CPUs and Graphics Processing Units (GPUs) presents important challenges in effectively exploiting pipeline, tas…