77 citations · 120 across the 7 of their papers we have counts for
Showing cs.ARShow all
2 papers · 1 filter
cs.AR2016★ 1 cited
A Soft Processor Overlay with Tightly-coupled FPGA Accelerator
Ho-Cheung Ng, Cheng Liu, Hayden Kwok-Hay So
FPGA overlays are commonly implemented as coarse-grained reconfigurable architectures with a goal to improve designers' productivity through balancing flexibility and ease of confi…
cs.AR2015★ 20 cited
Automatic Nested Loop Acceleration on FPGAs Using Soft CGRA Overlay
Cheng Liu, Ho-Cheung Ng, Hayden Kwok-Hay So
Offloading compute intensive nested loops to execute on FPGA accelerators have been demonstrated by numerous researchers as an effective performance enhancement technique across nu…