activity
20152025
most citedIrredundant Buffer and Splitter Insertion and Scheduling-Based Optimization for AQFP Circuits

6 citations · 8 across the 13 of their papers we have counts for

collaborators
Showing 2023Show all

1 paper · 1 filter

cs.AR2023

AnySyn: A Cost-Generic Logic Synthesis Framework with Customizable Cost Functions

Hanyu Wang, Siang-Yun Lee, Giovanni De Micheli

Modern technology-independent logic synthesis has been developed to optimize for the size and depth of AND-Inverter Graphs (AIGs) as a proxy of CMOS circuit area and delay. However…