1 paper · 1 filter
Harshith Reddy, Pankaj Arora
This paper presents a fully-integrated CMOS voltage reference designed in a 90 nm process node using low voltage threshold (LVT) transistor models. The voltage reference leverages…