activity
20122016
most citedA simple 1-byte 1-clock RC4 design and its efficient implementation in FPGA coprocessor for secured ethernet communication

6 citations · 11 across the 3 of their papers we have counts for

collaborators
Showing stat.APShow all

1 paper · 1 filter

stat.AP2016★ 2 cited

Accelerating More Secure RC4 : Implementation of Seven FPGA Designs in Stages upto 8 byte per clock

Rourab Paul, Hemanta Dey, Amlan Chakrabarti +1

RC4 can be made more secured if an additional RC4-like Post-KSA Random Shuffing (PKRS) process is introduced between KSA and PRGA. It can also be made significantly faster if RC4 b…