An evaluation of a microprocessor with two independent hardware execution threads coupled through a shared cache

Madhav P. Desai

We investigate the utility of augmenting a microprocessor with a single execution pipeline by adding a second copy of the execution pipeline in parallel with the existing one. The…