Verilog-to-PyG -- A Framework for Graph Learning and Augmentation on RTL Designs

Yingjie Li, Mingju Liu, Alan Mishchenko +1

The complexity of modern hardware designs necessitates advanced methodologies for optimizing and analyzing modern digital systems. In recent times, machine learning (ML) methodolog…