HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators

Ayushi Agarwal, Anannya Mathur, Preeti Ranjan Panda

The system-level cache is a critical resource shared by processor cores and domain-specific accelerators in heterogeneous systems on chips (SoCs). The strict QoS requirements of ac…