32-Bit RISC-V CPU Core on Logisim

Siddesh D. Patil, Premraj V. Jadhav, Siddharth Sankhe

This project focuses on making a RISC-V CPU Core using the Logisim software. RISC-V is significant because it will allow smaller device manufacturers to build hardware without payi…