High-Performance Low-Power Adiabatic Systolic Array Design in Advanced FinFET Nodes

Jun Yin, Liangtao Dai, Yimin Gao +1

Adiabatic logic has traditionally been recognized as a low-power solution but constrained to low clock speeds to preserve adiabatic behavior. For advanced FinFET nodes, however, cl…