2 citations · 2 across the 2 of their papers we have counts for
1 paper · 1 filter
Jiho Kim, Cong Hao
High-level synthesis (HLS) accelerates FPGA design by rapidly generating diverse implementations using optimization directives. However, even with cycle-accurate C/RTL co-simulatio…