activity
20242026
most citedData is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework

59 citations · 61 across the 7 of their papers we have counts for

collaborators
Showing cs.LGShow all

1 paper · 1 filter

cs.LG2026

Alpha-RTL: Test-Time Training for RTL Hardware Optimization

Peilong Zhou, Zhirong Chen, Cangyuan Li +4

Large language models (LLMs) have shown increasing promise in generating functionally correct register-transfer-level (RTL) hardware designs. Recent systems improve further through…