most citedAutomated and Holistic Co-design of Neural Networks and ASICs for Enabling In-Pixel Intelligence

1 citations · 1 across the 3 of their papers we have counts for

collaborators
Showing eess.SPShow all

1 paper · 1 filter

eess.SP2024

An Integer-N Frequency Synthesizer for Flexible On-Chip Clock Generation

Soumyajit Mandal, Piotr Maj, Grzegorz W. Deptuch

A low-power integer-N frequency synthesizer for flexible on-chip clock generation has been designed in 65 nm CMOS technology. The circuit can be programmed to generate two independ…