activity
20242026
most citedLLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation

1 citations · 1 across the 7 of their papers we have counts for

collaborators
Showing eess.SPShow all

1 paper · 1 filter

eess.SP2025

PPAAS: PVT and Pareto Aware Analog Sizing via Goal-conditioned Reinforcement Learning

Seunggeun Kim, Ziyi Wang, Sungyoung Lee +4

Device sizing is a critical yet challenging step in analog and mixed-signal circuit design, requiring careful optimization to meet diverse performance specifications. This challeng…