LevelSyn: Physical-Aware Logic Synthesis via Level-Asynchronous Graph Neural Networks

Jingyi Zhou, Zhengyuan Shi, Ziyang Zheng +1

As integrated circuit technology scales into the nanometer regime, the traditional disconnect between logic synthesis and physical design has led to significant PPA (Power, Perform…