activity
20232026
most citedData is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework

59 citations · 87 across the 8 of their papers we have counts for

collaborators
Showing 2026Show all

5 papers · 1 filter

astro-ph.CO2026

Euclid Bypass end-to-end simulations for spectroscopic galaxy clustering performance assessment

Euclid Collaboration, B. R. Granett, S. de la Torre +321

We present a simulation framework for Euclid galaxy clustering measurements that reproduces the essential behaviour of the spectroscopic reduction chain, bypassing the computation…

cs.SE2026

CLOSER-Bench: Evaluating Budgeted Cross-Stage Design Closure for Hardware Agents

Peilong Zhou, Zhirong Chen, Cangyuan Li +4

Hardware engineering exposes coding agents to a form of long-horizon work that is difficult to capture with pass-at-k: progress is continuous, tool feedback is delayed and heteroge…

cs.AR2026

When Fuzzing Meets Understanding: LLM-Driven Semantic Test Generation for RTL Verification

Kun Wang, Cangyuan Li, Kaiyan Chang +3

The growing complexity of modern chips poses significant challenges to hardware verification. In recent years, coverage-guided fuzzing has emerged as a promising approach for impro…

cs.LG2026

Alpha-RTL: Test-Time Training for RTL Hardware Optimization

Peilong Zhou, Zhirong Chen, Cangyuan Li +4

Large language models (LLMs) have shown increasing promise in generating functionally correct register-transfer-level (RTL) hardware designs. Recent systems improve further through…

cs.AR2026

A System Architecture for Low Latency Multiprogramming Quantum Computing

Yilun Zhao, Yu Chen, Kaiyan Chang +4

As quantum systems scale, multiprogramming quantum computing (MPQC) provides a practical way to improve device utilization and throughput. However, because quantum executables are…