activity
20242026
most citedVRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency

1 citations · 2 across the 5 of their papers we have counts for

collaborators
Showing eess.SYShow all

2 papers · 1 filter

eess.SY2025

Large Language Models (LLMs) for Electronic Design Automation (EDA)

Kangwei Xu, Denis Schwachhofer, Jason Blocklove +10

With the growing complexity of modern integrated circuits, hardware engineers are required to devote more effort to the full design-to-manufacturing workflow. This workflow involve…

eess.SY2024★ 1 cited

LLM-Aided Efficient Hardware Design Automation

Kangwei Xu, Ruidi Qiu, Zhuorui Zhao +3

With the rapidly increasing complexity of modern chips, hardware engineers are required to invest more effort in tasks such as circuit design, verification, and physical implementa…