13 citations · 13 across the 3 of their papers we have counts for
1 paper · 1 filter
Sharjeel Imtiaz, Uljana Reinsalu, Tara Ghasempouri
Reusing a set of verified security assertions across RISC-V processor targets remains one of the most expensive bottlenecks in hardware security verification. Manual translation ta…