1 paper · 1 filter
Zehua Pei, Hui-Ling Zhen, Yu Zhang +3
Large language models (LLMs) have improved Verilog generation from natural-language specifications, but most pipelines still treat generation as isolated sampling followed by funct…