Spec2Assertion: Automatic Pre-RTL Assertion Generation using Large Language Models with Progressive Regularization

Fenghua Wu, Evan Pan, Rahul Kande +5

SystemVerilog Assertions (SVAs) play a critical role in detecting and debugging functional bugs in digital chip design. However, generating SVAs has traditionally been a manual, la…