An Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators

Corentin Ferry, Nicolas Derumigny, Steven Derrien +1

Memory bandwidth is known to be a performance bottleneck for FPGA accelerators, especially when they deal with large multi-dimensional data-sets. A large body of work focuses on re…