1 paper
Qianyi Zhang, Georgios Theodoropoulos
Miniaturisation and ever increasing clock speeds pose significant challenges to synchronous VLSI design with clock distribution becoming an increasingly costly and complicated issu…