Optimizing Communication for Latency Sensitive HPC Applications on up to 48 FPGAs Using ACCL

Marius Meyer, Tobias Kenter, Lucian Petrica +3

Most FPGA boards in the HPC domain are well-suited for parallel scaling because of the direct integration of versatile and high-throughput network ports. However, the utilization o…