activity
20212025
most citedFuCE: Fuzzing+Concolic Execution guided Trojan Detection in Synthesizable Hardware Designs

1 citations · 1 across the 5 of their papers we have counts for

collaborators
Showing 2024Show all

1 paper · 1 filter

cs.CR2024

Scalable Test Generation to Trigger Rare Targets in High-Level Synthesizable IPs for Cloud FPGAs

Mukta Debnath, Animesh Basak Chowdhury, Debasri Saha +1

High-Level Synthesis (HLS) has transformed the development of complex Hardware IPs (HWIP) by offering abstraction and configurability through languages like SystemC/C++, particular…