activity
20182022
most citedTraining DNNs with Hybrid Block Floating Point

26 citations · 26 across the 3 of their papers we have counts for

collaborators
Showing 2020Show all

1 paper · 1 filter

cs.AR2020

Enabling High-Capacity, Latency-Tolerant, and Highly-Concurrent GPU Register Files via Software/Hardware Cooperation

Mohammad Sadrosadati, Amirhossein Mirhosseini, Ali Hajiabadi +7

Graphics Processing Units (GPUs) employ large register files to accommodate all active threads and accelerate context switching. Unfortunately, register files are a scalability bot…