On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs

F. Lima Kastensmidt, L. Sterpone, L. Carro +1

Triple Modular Redundancy (TMR) is a suitable fault tolerant technique for SRAM-based FPGA. However, one of the main challenges in achieving 100% robustness in designs protected by…