activity
20182026
most citedDeep Multi-attributed Graph Translation with Node-Edge Co-evolution

16 citations · 36 across the 18 of their papers we have counts for

collaborators
Showing cs.CRShow all

13 papers · 1 filter

cs.CR2026

An Automated Framework for Generating Stealthy Cell-Embedded Hardware Trojans

Raghul Saravanan, Sudipta Paria, Sai Manoj P D +1

Hardware Trojans (HTs) pose significant threats across the Integrated Circuit (IC) design lifecycle because they can be inserted by untrusted entities at different stages under the…

cs.CR2026

GRAFT: Graphlet-Triggered Backdoor Attack on GNN-Based Hardware Security Systems

Sanaz Kazemi Abharian, Sai Manoj Pudukotai Dinakarrao

The globalization of the integrated circuit (IC) supply chain increases the risk of security threats, such as hardware Trojans (HTs) and the theft of intellectual property (IP). Gr…

cs.CR2025

Logic Solver Guided Directed Fuzzing for Hardware Designs

Raghul Saravanan, Sai Manoj P D

The ever-increasing complexity of design specifications for processors and intellectual property (IP) presents a formidable challenge for early bug detection in the modern IC desig…

cs.CR2025

Accelerating Hardware Verification with Graph Models

Raghul Saravanan, Sreenitha Kasarapu, Sai Manoj Pudukotai Dinakarrao

The increasing complexity of modern processor and IP designs presents significant challenges in identifying and mitigating hardware flaws early in the IC design cycle. Traditional…

cs.CR2024

Optimizing Malware Detection in IoT Networks: Leveraging Resource-Aware Distributed Computing for Enhanced Security

Sreenitha Kasarapu, Sanket Shukla, Sai Manoj Pudukotai Dinakarrao

In recent years, networked IoT systems have revolutionized connectivity, portability, and functionality, offering a myriad of advantages. However, these systems are increasingly ta…

cs.CR2024★ 1 cited

Empowering Malware Detection Efficiency within Processing-in-Memory Architecture

Sreenitha Kasarapu, Sathwika Bavikadi, Sai Manoj Pudukotai Dinakarrao

The widespread integration of embedded systems across various industries has facilitated seamless connectivity among devices and bolstered computational capabilities. Despite their…

cs.CR2024★ 2 cited

Enhancing IoT Malware Detection through Adaptive Model Parallelism and Resource Optimization

Sreenitha Kasarapu, Sanket Shukla, Sai Manoj Pudukotai Dinakarrao

The widespread integration of IoT devices has greatly improved connectivity and computational capabilities, facilitating seamless communication across networks. Despite their globa…

cs.CR2024★ 2 cited

Generative AI-Based Effective Malware Detection for Embedded Computing Systems

Sreenitha Kasarapu, Sanket Shukla, Rakibul Hassan +3

One of the pivotal security threats for the embedded computing systems is malicious software a.k.a malware. With efficiency and efficacy, Machine Learning (ML) has been widely adop…

cs.CR2024

The Emergence of Hardware Fuzzing: A Critical Review of its Significance

Raghul Saravanan, Sai Manoj Pudukotai Dinakarrao

In recent years, there has been a notable surge in attention towards hardware security, driven by the increasing complexity and integration of processors, SoCs, and third-party IPs…

cs.CR2022★ 9 cited

A Neural Network-based SAT-Resilient Obfuscation Towards Enhanced Logic Locking

Rakibul Hassan, Gaurav Kolhe, Setareh Rafatirad +2

Logic obfuscation is introduced as a pivotal defense against multiple hardware threats on Integrated Circuits (ICs), including reverse engineering (RE) and intellectual property (I…

cs.CR2021★ 2 cited

CAPTIVE: Constrained Adversarial Perturbations to Thwart IC Reverse Engineering

Amir Hosein Afandizadeh Zargari, Marzieh AshrafiAmiri, Minjun Seo +3

Reverse engineering (RE) in Integrated Circuits (IC) is a process in which one will attempt to extract the internals of an IC, extract the circuit structure, and determine the gate…

cs.CR2020

DFSSD: Deep Faults and Shallow State Duality, A Provably Strong Obfuscation Solution for Circuits with Restricted Access to Scan Chain

Shervin Roshanisefat, Hadi Mardani Kamali, Kimia Zamiri Azar +4

In this paper, we introduce DFSSD, a novel logic locking solution for sequential and FSM circuits with a restricted (locked) access to the scan chain. DFSSD combines two techniques…

cs.CR2019★ 4 cited

Estimating the Circuit Deobfuscating Runtime based on Graph Deep Learning

Zhiqian Chen, Gaurav Kolhe, Setareh Rafatirad +4

Circuit obfuscation is a recently proposed defense mechanism to protect digital integrated circuits (ICs) from reverse engineering by using camouflaged gates i.e., logic gates whos…