activity
20202024
most citedEvaluating FPGA Accelerator Performance with a Parameterized OpenCL Adaptation of the HPCChallenge Benchmark Suite

3 citations · 4 across the 3 of their papers we have counts for

collaborators
Showing 2024Show all

1 paper · 1 filter

cs.DC2024

Optimizing Communication for Latency Sensitive HPC Applications on up to 48 FPGAs Using ACCL

Marius Meyer, Tobias Kenter, Lucian Petrica +3

Most FPGA boards in the HPC domain are well-suited for parallel scaling because of the direct integration of versatile and high-throughput network ports. However, the utilization o…