◍wovepaper
SearchResearchersInstitutions
Sign in
researcher

Marcelo Orenes-Vera

9 papers hereh-index 10314 citations20 works total

Matching runs newest-first, so older work may not be attached to this profile yet.

author position
  • first author8
  • middle author1

Across the 9 of 9 papers where every author was matched, so the position is known.

fields
  • cs.AR7
  • cs.DC2

identity via Semantic Scholar / OpenAlex

activity
20202023
most citedDalorex: A Data-Local Program Execution and Architecture for Memory-bound Applications

23 citations · 52 across the 8 of their papers we have counts for

collaborators
Showing 2021Show all

1 paper · 1 filter

cs.AR2021

AutoSVA: Democratizing Formal Verification of RTL Module Interactions

Marcelo Orenes-Vera, Aninda Manocha, David Wentzlaff +1

Modern SoC design relies on the ability to separately verify IP blocks relative to their own specifications. Formal verification (FV) using SystemVerilog Assertions (SVA) is an eff…

◍wovepaper

Papers, researchers and institutions, woven together.

Explore
  • Search
  • Researchers
  • Institutions
Account
  • Library
  • Chat
Data
  • arXiv.org
  • Semantic Scholar
  • OpenAlex
  • Latest RSS
AboutContactPrivacyDevelopersllms.txtopenapi.json
Not affiliated with arXiv. Researcher data from Semantic Scholar (ODC-BY) and OpenAlex.