activity
20182026
most citedAn Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration

49 citations · 123 across the 21 of their papers we have counts for

collaborators
Showing cs.ARShow all

13 papers · 1 filter

cs.AR2026

A Generic Modulo- RNS Multiplier Based on Twit Representation

Saeid Gorgin, Amirhossein Sadr, Behzad Salami +1

Modular multiplication is a fundamental arithmetic primitive in Residue Number Systems (RNS) and is often the dominant source of delay, area, and energy consumption in RNS datapath…

cs.AR2026

REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton

Noelia Oliete-Escuín, Arnau Bigas, Narcís Rodas +26

Chip industry continues advancing and expanding modern computing systems, resulting in more complex multi-core processors. Conversely, academic projects face scalability challenges…

cs.AR2026

Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL

Sajjad Ahmed, Alexander Kropotov, Roberto Ignacio Genovese +21

The Barcelona Zetascale Lab (BZL) project aims to strengthening Europe's capacity in the design and manufacture of RISC-V based high-performance computing chips. In this context, w…

cs.AR2026

EMiX: Emulating Beyond Single-FPGA Limits

Alexander Kropotov, Miquel Moreto, Behzad Salami

FPGA-level emulation is a key step in pre-silicon chip design validation. However, emulating large-scale multi-core systems increasingly exceed the hardware resource capacity of a…

cs.AR2024★ 7 cited

Makinote: An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs

Elias Perdomo, Alexander Kropotov, Francelly Cano +4

Emulating chip functionality before silicon production is crucial, especially with the increasing prevalence of RISC-V-based designs. FPGAs are promising candidates for such purpos…

cs.AR2022★ 2 cited

TuRaN: True Random Number Generation Using Supply Voltage Underscaling in SRAMs

İsmail Emir Yüksel, Ataberk Olgun, Behzad Salami +6

Prior works propose SRAM-based TRNGs that extract entropy from SRAM arrays. SRAM arrays are widely used in a majority of specialized or general-purpose chips that perform the compu…

cs.AR2022★ 1 cited

NEON: Enabling Efficient Support for Nonlinear Operations in Resistive RAM-based Neural Network Accelerators

Aditya Manglik, Minesh Patel, Haiyu Mao +4

Resistive Random-Access Memory (RRAM) is well-suited to accelerate neural network (NN) workloads as RRAM-based Processing-in-Memory (PIM) architectures natively support highly-para…

cs.AR2022

PiDRAM: An FPGA-based Framework for End-to-end Evaluation of Processing-in-DRAM Techniques

Ataberk Olgun, Juan Gomez Luna, Konstantinos Kanellopoulos +4

DRAM-based main memory is used in nearly all computing systems as a major component. One way of overcoming the main memory bottleneck is to move computation near memory, a paradigm…

cs.AR2021★ 1 cited

PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM

Ataberk Olgun, Juan Gómez Luna, Konstantinos Kanellopoulos +4

Processing-using-memory (PuM) techniques leverage the analog operation of memory cells to perform computation. Several recent works have demonstrated PuM techniques in off-the-shel…

cs.AR2021

MoRS: An Approximate Fault Modelling Framework for Reduced-Voltage SRAMs

İsmail Emir Yüksel, Behzad Salami, Oğuz Ergin +2

On-chip memory (usually based on Static RAMs-SRAMs) are crucial components for various computing devices including heterogeneous devices, e.g., GPUs, FPGAs, ASICs to achieve high p…

cs.AR2020

Understanding Power Consumption and Reliability of High-Bandwidth Memory with Voltage Underscaling

Seyed Saber Nabavi Larimi, Behzad Salami, Osman S. Unsal +3

Modern computing devices employ High-Bandwidth Memory (HBM) to meet their memory bandwidth requirements. An HBM-enabled device consists of multiple DRAM layers stacked on top of on…

cs.AR2020★ 36 cited

Exceeding Conservative Limits: A Consolidated Analysis on Modern Hardware Margins

George Papadimitriou, Athanasios Chatzidimitriou, Dimitris Gizopoulos +5

Modern large-scale computing systems (data centers, supercomputers, cloud and edge setups and high-end cyber-physical systems) employ heterogeneous architectures that consist of mu…

cs.AR2019★ 20 cited

Evaluating Built-in ECC of FPGA on-chip Memories for the Mitigation of Undervolting Faults

Behzad Salami, Osman S. Unsal, Adrian Cristal Kestelman

Voltage underscaling below the nominal level is an effective solution for improving energy efficiency in digital circuits, e.g., Field Programmable Gate Arrays (FPGAs). However, fu…