An Automated Testing and Debugging Toolkit for Gate-Level Logic Synthesis Applications

Siang-Yun Lee, Heinz Riener, Giovanni De Micheli

Correctness and robustness are essential for logic synthesis applications, but they are often only tested with a limited set of benchmarks. Moreover, when the application fails on…