Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis

Jieru Zhao, Tingyuan Liang, Sharad Sinha +1

High-level synthesis (HLS) shortens the development time of hardware designs and enables faster design space exploration at a higher abstraction level. Optimization of complex appl…