On the likelihood of multiple bit upsets in logic circuits

Nanditha P. Rao, Shahbaz Sarik, Madhav P. Desai

Soft errors have a significant impact on the circuit reliability at nanoscale technologies. At the architectural level, soft errors are commonly modeled by a probabilistic bit-flip…